Hardware Engineer's Technical Meeting

The Agenda for the meeting is below. I am inviting all interested Engineers to join for this study group.

Agenda :
- Adding mixed-signal PLL to Digital ASIC
- Clock network Design
- Low power methodology

Venue :
DBM
9600 Great Hills Trail, Suite 130E
Austin, TX 78759
10AM - Noon