Over 10 years experience in design and verification at the block and chip level. Extensive work with Verilog, System Verilog, testbenches, Perl, and assembly languages.
Good understanding of Simulators
Developing Verification Methodologies using HVLs
System Level Verification
HW/SW Co-Verification
Emulation and Acceleration Expertise
