Home
About
About Door64
Advisory Council
Contact us
Calendar
Austin Tech Events
Add a Tech Event to the Calendar
Austin Job Events
Add a Job Event to the Calendar
Happy Hours
Schedule overview
Jobs
Door64 Job Board
Get involved
Join door64
door64 group on LinkedIn
Twitter: @door64
Blog
Why Austin rocks
Dont stop learning
Debunking myths
Professional Perseverance
Network like a pro
Archived postings
Cadence First Encounter
ASIC - Design, Verification, Test, STA, Floorplanning, Place and Route,
Assembly
C
Cadence First Encounter
Design / Functional Verification
Logic Design
ModelSim
NCVerilog
Perl
Project Management
project management
Synopsys DC
Synopsys PC
Synopsys PrimeTime
Synthesis & Timing
System Verilog
Systems Engineer
TCL
VCS
Vera
Verilog
Background information
Summary
Availability
Full-time (day)
Capacity
Employee
Consultant / Contractor
Read more
