Cadence: IUS, Spectre
Synopsys: DC/DFT Compiler, Tetramax ATPG, Formality
Altera: Quartus II
Xilinx: Xilinx ISE
*To obtain a challenging hardware logic design position, which utilizes and increases my current skill set leading to first-pass functional silicon.
Copyright (C) 2006-2013 Door64, All Rights Reserved | Questions, comments, or interested in sponsoring an event? Contact us