Cadence: IUS, Spectre Synopsys: DC/DFT Compiler, Tetramax ATPG, Formality Mentor: Modelsim Altera: Quartus II Xilinx: Xilinx ISE
Objective *To obtain a challenging hardware logic design position, which utilizes and increases my current skill set leading to first-pass functional silicon.
Skills
