Over 10 years experience in design and verification at the block and chip level. Extensive work with Verilog, System Verilog, testbenches, Perl, and assembly languages.
SUMMARY
Highly motivated, results-oriented, electrical engineer experienced in high-speed digital circuit
10 years ASIC design and Verification 15 years FPGA design and Verification 15 years PCB design and Verification
