RTL
Sr. Design and Verification Engineer
Background information
10 years ASIC design and Verification
15 years FPGA design and Verification
15 years PCB design and Verification
Availability
Full-time (day)
Part-time (day)
Capacity
Employee
Consultant / Contractor
Digital Logic RTL Design Engineer
Background information
Availability
Full-time (day)
Capacity
Employee